Synopsys Technical-Engineering Internship 2020

Synopsys Technical-Engineering Internship 2020

Introduction

Synopsys has announced a Notification for the Rcruitment of Technical-Engineering Internship. Candidates can check the details of Synopsys Technical-Engineering Internship 2020 and can apply through the official website or the below provided ink.

Notification

Synopsys Technical-Engineering Internship 2020
Name of the Organization Synopsys
Type of the Organization Private
Position/Designation Technical Engineering Intern
Job Location Hyderabad
Vacancies Not Disclosed
Official Website Synopsys
Job Type Temporary

 

Eligibility

Candidates with Bachelor’s degree in engineering can apply for Synopsys Technical-Engineering Internship 2020

Duties

1. The development of Verification Testbenches and automation,
2. creation of tests – both directed and random,
3. functional coverage model creation and report analysis,
4.code coverage analysis,
5. development of C-models,
6. resolving mismatches between design and C-model,
7. integration of third-party and internal verification IP,
8. regression management,
9. review and improvement of verification test suites.

Requirements

1. Bachelor’s degree in engineering is required as a minimum.
2. Requires 0+ years of related experience.
3. Good Digital Design Knowledge is a must.
4. Microprocessor architecture knowledge is a big plus.
5. Good written, verbal and analytical skills desired.
6. Experience in the following areas is preferred:
   a. HDL and Verification languages: SystemVerilog, Verilog.
   b. Programming skills: C, C++, assembly, Perl, makefile generation.
   c. Tools: RTL Simulators, eg VCS.

Articles

Synopsys Technical-Engineering Internship 2020 - Related Articles
1.  Internship Resume | Resume Guide For Internships

Synopsys

Synopsys is an American electronic design automation company that focuses on silicon design and verification, silicon intellectual property and software security and quality. Products include logic synthesis, behavioural synthesis, place and route, static timing analysis, formal verification, hardware description language (SystemC, SystemVerilog/Verilog, VHDL) simulators, as well as transistor-level circuit simulation.

E-Books

Competitive Exam Related E-Books
S. No.  Category
1.  IBPS RRB Banking Awareness Important Questions